


Title: High Latency Interface Between Hardware Components Inventor: Saeed Azimi, Serial No.: 09/661912
Filing Date: September 14, 2000
REPLACEMENT SHEET


1/5

FIG. 1

(Prior Art)












Title: High Latency Interface Between Hardware Components Inventor: Saeed Azimi, Serial No.: 09/661912 Filing Date: September 14, 2000 REPLACEMENT SHEET

2/5

## FIG. 3



### FIG. 4a


Servo			
	PLO	User <sub>,</sub> Data	a ŞW
Track	X	X X	ΧΥΧΧΧΧΧΥΧ
MediaGate	U	lser Data	PAD Sector 3
MCMD[1:0]			\\ \\
WCLK			
DataGate			
FIFOattn			55
NRZ			55



Title: High Latency Interface Between Hardware Components Inventor: Saeed Azimi, Serial No.: 09/661912
Filing Date: September 14, 2000
REPLACEMENT SHEET

3/5

### FIG. 4b



### FIG. 4c


Servo	
Track	
MediaGate	
MCMD[1:0]	
WCLK	
DataGate	
DataGate	
FIFOattn	
	DCMD D0 D1 D2 DCMD D3 D4 D5
NRZ	




.Title: High Latency Interface Between Hardware Components Inventor: Saeed Azimi, Serial No.: 09/661912 Filing Date: September 14, 2000 REPLACEMENT SHEET

4/5

### FIG. 5a



#### FIG. 5b





Title: High Latency Interface Between Hardware Components Inventor: Saeed Azimi, Serial No.: 09/661912
Filing Date: September 14, 2000
REPLACEMENT SHEET

5/5

# FIG. 5c

Servo		
Servo	PLO	Sync
Track		
MediaGate		
MCMD[1:0]		
WCLK	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
DataGate		
FIFOattn		
	-	D <sub>1</sub> D <sub>2</sub>
NRZ		